Interfaces for embedded parallel multiprocessor networks

Triger, S, 2002. Interfaces for embedded parallel multiprocessor networks. PhD, Nottingham Trent University.

Preview

Text 10183204.pdf - Published version Download (33MB) | Preview

Abstract

This thesis documents research to improve tolerance to faults of an embedded parallel network. This resulted in the development of two building blocks of a novel embedded communications system with enhanced fault detection and recovery.

A review of embedded inter-processor communications was initially performed. The research aimed to expand the potential of embedded parallel systems in three main areas: improving bi-directional throughput; implementing a distributed fault detection, isolation and recovery mechanism; and the implementation of hardware virtual channels utilising Context Addressable Memory (CAM) to reduce processor intervention.

The embedded multiprocessor network comprises off-the-shelf custom hardware message routers. An interface between a StrongArm SA-110 microprocessor and the embedded routing network was developed using VHDL. This was simulated and synthesised, with post-synthesis simulations used as a means of gauging performance. An interface was also developed between a PC and the network, utilising the PCI bus standard for communication. The research resulted in a fully operational hardware prototype, whose results were compared and contrasted with both the previous non-fault tolerant PCI interface and theoretical expectations.

The routers, StrongArm processors, PCs and their respective interfaces form the building blocks of a robust, embedded network with improved tolerance to faults. The StrongArm and PCI interfaces allow RISC and general-purpose processors to operate as processor nodes in the same network, thus increasing system flexibility and applications. The possibility of adapting the interface design to other processors offers further possible increases in system flexibility. The new protocol allows a much greater degree of tolerance to faults in the system, reducing the dependence on external intervention in the event of network failure.

Item Type:	Thesis
Creators:	Triger, S.
Date:	2002
ISBN:	9781369314700
Identifiers:	Number Type PQ10183204 Other
Rights:	This copy of the thesis has been supplied on condition that anyone who consults it is understood to recognise that its copyright rests with the author and that no quotation from the thesis and no information derived from it may be published without the author’s prior written consent.
Divisions:	Schools > School of Science and Technology
Record created by:	Linda Sullivan
Date Added:	21 Sep 2020 15:13
Last Modified:	28 Jul 2023 14:33
URI:	https://irep.ntu.ac.uk/id/eprint/40856

Actions (login required)

Edit View

Statistics

Views

Downloads